IEEE 1076-2008 REDLINE

Superseded

Superseded A superseded Standard is one, which is fully replaced by another Standard, which is a new edition of the same Standard.

View superseded by

IEEE Standard VHDL Language Reference Manual

Available format(s): PDF

Superseded date: 23-12-2019

Language(s): English

Published date: 26-01-2009

Publisher: Institute of Electrical & Electronics Engineers

Table of Contents - (Show below) - (Hide below)

1 Overview of this standard
   1.1 Scope
   1.2 Purpose
   1.3 Structure and terminology of this standard
2 Normative references
3 Design entities and configurations
   3.1 General
   3.2 Entity declarations
   3.3 Architecture bodies
   3.4 Configuration declarations
4 Subprograms and packages
   4.1 General
   4.2 Subprogram declarations
   4.3 Subprogram bodies
   4.4 Subprogram instantiation declarations
   4.5 Subprogram overloading
   4.6 Resolution functions
   4.7 Package declarations
   4.8 Package bodies
   4.9 Package instantiation declarations
   4.10 Conformance rules
5 Types
   5.1 General
   5.2 Scalar types
   5.3 Composite types
   5.4 Access types
   5.5 File types
   5.6 Protected types
   5.7 String representations
6 Declarations
   6.1 General
   6.2 Type declarations
   6.3 Subtype declarations
   6.4 Objects
   6.5 Interface declarations
   6.6 Alias declarations
   6.7 Attribute declarations
   6.8 Component declarations
   6.9 Group template declarations
   6.10 Group declarations
   6.11 PSL clock declarations
7 Specifications
   7.1 General
   7.2 Attribute specification
   7.3 Configuration specification
   7.4 Disconnection specification
8 Names
   8.1 General
   8.2 Simple names
   8.3 Selected names
   8.4 Indexed names
   8.5 Slice names
   8.6 Attribute names
   8.7 External names
9 Expressions
   9.1 General
   9.2 Operators
   9.3 Operands
   9.4 Static expressions
   9.5 Universal expressions
10 Sequential statements
   10.1 General
   10.2 Wait statement
   10.3 Assertion statement
   10.4 Report statement
   10.5 Signal assignment statement
   10.6 Variable assignment statement
   10.7 Procedure call statement
   10.8 If statement
   10.9 Case statement
   10.10 Loop statement
   10.11 Next statement
   10.12 Exit statement
   10.13 Return statement
   10.14 Null statement
11 Concurrent statements
   11.1 General
   11.2 Block statement
   11.3 Process statement
   11.4 Concurrent procedure call statements
   11.5 Concurrent assertion statements
   11.6 Concurrent signal assignment statements
   11.7 Component instantiation statements
   11.8 Generate statements
12 Scope and visibility
   12.1 Declarative region
   12.2 Scope of declarations
   12.3 Visibility
   12.4 Use clauses
   12.5 The context of overload resolution
13 Design units and their analysis
   13.1 Design units
   13.2 Design libraries
   13.3 Context declarations
   13.4 Context clauses
   13.5 Order of analysis
14 Elaboration and execution
   14.1 General
   14.2 Elaboration of a design hierarchy
   14.3 Elaboration of a block, package, or subprogram header
   14.4 Elaboration of a declarative part
   14.5 Elaboration of a statement part
   14.6 Dynamic elaboration
   14.7 Execution of a model
15 Lexical elements
   15.1 General
   15.2 Character set
   15.3 Lexical elements, separators, and delimiters
   15.4 Identifiers
   15.5 Abstract literals
   15.6 Character literals
   15.7 String literals
   15.8 Bit string literals
   15.9 Comments
   15.10 Reserved words
   15.11 Tool directives
16 Predefined language environment
   16.1 General
   16.2 Predefined attributes
   16.3 Package STANDARD
   16.4 Package TEXTIO
   16.5 Standard environment package
   16.6 Standard mathematical packages
   16.7 Standard multivalue logic package
   16.8 Standard synthesis packages
   16.9 Standard synthesis context declarations
   16.10 Fixed-point package
   16.11 Floating-point package
17 VHDL Procedural Interface overview
   17.1 General
   17.2 Organization of the interface
   17.3 Capability sets
   17.4 Handles
18 VHPI access functions
   18.1 General
   18.2 Information access functions
   18.3 Property access functions
   18.4 Access by name function
19 VHPI information model
   19.1 General
   19.2 Formal notation
   19.3 Class inheritance hierarchy
   19.4 Name properties
   19.5 The stdUninstantiated package
   19.6 The stdHierarchy package
   19.7 The stdTypes package
   19.8 The stdExpr package
   19.9 The stdSpec package
   19.10 The stdSubprograms package
   19.11 The stdStmts package
   19.12 The stdConnectivity package
   19.13 The stdCallbacks package
   19.14 The stdEngine package
   19.15 The stdForeign package
   19.16 The stdMeta package
   19.17 The stdTool package
   19.18 Application contexts
20 VHPI tool execution
   20.1 General
   20.2 Registration phase
   20.3 Analysis phase
   20.4 Elaboration phase
   20.5 Initialization phase
   20.6 Simulation phase
   20.7 Save phase
   20.8 Restart phase
   20.9 Reset phase
   20.10 Termination phase
21 VHPI callbacks
   21.1 General
   21.2 Callback functions
   21.3 Callback reasons
22 VHPI value access and update
   22.1 General
   22.2 Value structures and types
   22.3 Reading object values
   22.4 Formatting values
   22.5 Updating object values
   22.6 Scheduling transactions on drivers
23 VHPI function reference
   23.1 General
   23.2 vhpi_assert
   23.3 vhpi_check_error
   23.4 vhpi_compare_handles
   23.5 vhpi_control
   23.6 vhpi_create
   23.7 vhpi_disable_cb
   23.8 vhpi_enable_cb
   23.9 vhpi_format_value
   23.10 vhpi_get
   23.11 vhpi_get_cb_info
   23.12 vhpi_get_data
   23.13 vhpi_get_foreignf_info
   23.14 vhpi_get_next_time
   23.15 vhpi_get_phys
   23.16 vhpi_get_real
   23.17 vhpi_get_str
   23.18 vhpi_get_time
   23.19 vhpi_get_value
   23.20 vhpi_handle
   23.21 vhpi_handle_by_index
   23.22 vhpi_handle_by_name
   23.23 vhpi_is_printable
   23.24 vhpi_iterator
   23.25 vhpi_printf
   23.26 vhpi_protected_call
   23.27 vhpi_put_data
   23.28 vhpi_put_value
   23.29 vhpi_register_cb
   23.30 vhpi_register_foreignf
   23.31 vhpi_release_handle
   23.32 vhpi_remove_cb
   23.33 vhpi_scan
   23.34 vhpi_schedule_transaction
   23.35 vhpi_vprintf
24 Standard tool directives
   24.1 Protect tool directives
Annex A (informative) Description of accompanying files
Annex B (normative) VHPI header file
Annex C (informative) Syntax summary
Annex D (informative) Potentially nonportable constructs
Annex E (informative) Changes from IEEE Std 1076-2002
Annex F (informative) Features under consideration for removal
Annex G (informative) Guide to use of standard packages
Annex H (informative) Guide to use of protect directives
Annex I (informative) Glossary
Annex J (informative) Bibliography
Index

Abstract - (Show below) - (Hide below)

Describes the VHDL language reference manual (LRM) by including a standard C language interface specification; specifications from previously separate, but related, standards IEEE Std 1164[TM]-1993, IEEE Std 1076.2[TM]-1996, and IEEE Std 1076.3[TM]-1997; and general language enhancements in the areas of design and verification of electronic systems.

General Product Information - (Show below) - (Hide below)

Committee	Design Automation
Development Note	Supersedes IEEE 1076C. (05/2009) Also numbered as IEC 61691-1-1. (05/2011) Supersedes IEEE 1164. (12/2011)
Document Type	Standard
ISBN
Pages
Published
Publisher	Institute of Electrical & Electronics Engineers
Status	Superseded
Superseded By	IEEE 1076-2019 REDLINE IEEE/IEC 61691-1-1-2011
Supersedes	IEEE 1164-1993 IEEE 1076-2002 IEEE 1076c-2007

Standards Referenced By This Book - (Show below) - (Hide below)

BS EN 62258-5:2006	Semiconductor die products Requirements for information concerning electrical simulation
MIL-HDBK-59 Revision B:1994	COMPUTER AIDED ACQUISITION AND LOGISTIC SUPPORT (CALS) PROGRAM IMPLEMENTATION GUIDE
MIL-STD-1840 Revision C:1997	AUTOMATED INTERCHANGE OF TECHNICAL INFORMATION
BS IEC 61691-5:2004	Behavioural langages VITALASIC (application specific integrated circuit) modeling specification
01/206130 DC : DRAFT AUG 2001	IEC 62258 - SEMICONDUCTOR DIE PRODUCTS - MINIMUM REQUIREMENTS FOR PROCUREMENT AND USE - PART 1: GENERAL REQUIREMENTS - MECHANICAL, MATERIAL AND CONNECTIVITY
PD R217-021:2002	Electronic system specification languages. Standard method for building VHDL models of component libraries
I.S. EN 62258-1:2010	SEMICONDUCTOR DIE PRODUCTS - PART 1: PROCUREMENT AND USE
IEC 62531:2012	Property Specification Language (PSL)
IEC 61691-3-2:2001	Behavioural languages - Part 3-2: Mathematical operation in VHDL
EN 61691-3-3:2001	Behavioural languages - Part 3-3: Synthesis in VHDL
EN 61691-3-2:2001	Behavioural languages - Part 3-2: Mathematical operation in VHDL
EN 62258-1:2010	Semiconductor die products - Part 1: Procurement and use
EN 62258-5 : 2006	SEMICONDUCTOR DIE PRODUCTS - PART 5: REQUIREMENTS FOR INFORMATION CONCERNING ELECTRICAL SIMULATION
DEFSTAN 00-13/3(1994) : 1994	REQUIREMENTS FOR THE ACHIEVEMENT OF TESTABILITY IN ELECTRONIC AND ALLIED EQUIPMENT
05/30130553 DC : DRAFT MAR 2005	IEC 62258-5 ED 1 - SEMICONDUCTOR DIE PRODUCTS - PART 5: REQUIREMENTS FOR INFORMATION CONCERNING ELECTRICAL SIMULATION
IEEE 1801-2013 REDLINE	IEEE Standard for Design and Verification of Low-Power Integrated Circuits
IEEE 2401-2015	IEEE Standard Format for LSI-Package-Board Interoperable Design
BS IEC 61523-3:2004	Delay and power calculation standards Standard delay formaty (SDF) for the electronic design process
I.S. EN 62258-5:2006	SEMICONDUCTOR DIE PRODUCTS - PART 5: REQUIREMENTS FOR INFORMATION CONCERNING ELECTRICAL SIMULATION
IEC 61691-6:2009	Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions
IEC 61691-5:2004	Behavioural languages - Part 5: VITAL ASIC (application specific integrated circuit) modeling specification
IEEE 1076.1-2017	IEEE Standard VHDL Analog and Mixed-Signal Extensions
IEEE DRAFT 1076.6 : D1.12A 99	DRAFT STANDARD FOR VHDL REGISTER TRANSFER LEVEL SYNTHESIS
CEI EN 62258-5 : 2007	SEMICONDUCTOR DIE PRODUCTS - PART 5: REQUIREMENTS FOR INFORMATION CONCERNING ELECTRICAL SIMULATION
BS IEC 62531:2012	IEEE standard for property specification language (PSL)
PD ES 59008-2:1999	Data requirements for semiconductor die Vocabulary
IEC 61523-4:2015	Design and Verification of Low-Power Integrated Circuits
ISO/IEC TR 14252:1996	Information technology — Guide to the POSIX Open System Environment (OSE)
ISO 15531-1:2004	Industrial automation systems and integration — Industrial manufacturing management data — Part 1: General overview
IEC 61523-3:2004	Delay and power calculation standards - Part 3: Standard Delay Format (SDF) for the electronic design process
MIL-HDBK-62 Base Document:1996	DOCUMENTATION OF DIGITAL ELECTRONIC SYSTEMS WITH VHDL
PD IEC/TR 63084:2017	Nuclear power plants. Instrumentation and control important to safety. Platform qualification for systems important to safety
BS EN 62258-1:2010	Semiconductor die products Procurement and use
PD R217-020:2002	Electronic system specification languages. VHDL modelling guidelines
DI EGDS 81729 : 0	VHSIC HARDWARE DESCRIPTION LANGUAGE (VHDL) DOCUMENTATION
IEEE DRAFT 1497 : DO.9 MAY 99	DRAFT STANDARD FOR STANDARD DELAY FORMAT (SDF) FOR THE ELECTRONIC DESIGN PROCESS
IEEE 1076.4-2000	IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification
IEC 63055:2016	Format for LSI-Package-Board Interoperable design
BS ISO/IEC TR 14252:1996	Information technology. Guide to the POSIX open system environment (OSE)
IEC TR 63084:2017	Nuclear power plants - Instrumentation and control important to safety - Platform qualification for systems important to safety
IEC 61691-3-3:2001	Behavioural languages - Part 3-3: Synthesis in VHDL
IEC 62258-5:2006	Semiconductor die products - Part 5: Requirements for information concerning electrical simulation
BS IEC 61523-4:2015	Design and Verification of Low-Power Integrated Circuits
IEEE DRAFT 1076.3 : 1995	VHDL SYNTHESIS PACKAGES
BS IEC 63055:2016	Format for LSI-Package-Board interoperable design
IEEE 1735-2014	IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP)
IEEE 1076.6-2004	IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis
IEEE 1076.2-1996	IEEE Standard VHDL Mathematical Packages
IEEE 1076.1.1-2011	IEEE Standard for VHDL Analog and Mixed-Signal Extensions -- Packages for Multiple Energy Domain Support
IEEE 1076.3-1997	IEEE Standard VHDL Synthesis Packages
IEEE 1149.1-2013 REDLINE	IEEE Standard for Test Access Port and Boundary-Scan Architecture
IEC 62258-1:2009	Semiconductor die products - Part 1: Procurement and use
CEI EN 62258-1 : 2011	SEMICONDUCTOR DIE PRODUCTS - PART 1: PROCUREMENT AND USE
IEEE 1850-2010	IEEE Standard for Property Specification Language (PSL)

Standards Referencing This Book - (Show below) - (Hide below)

IEEE 1850-2005	IEEE Standard for Property Specification Language (PSL)
ISO/IEC 8859-1:1998	Information technology 8-bit single-byte coded graphic character sets Part 1: Latin alphabet No. 1
IEEE 1076.6-2004	IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis
IEEE 1076.3-1997	IEEE Standard VHDL Synthesis Packages
ANSI X9.52 : 1998	TRIPLE DATA ENCRYPTION ALGORITHM MODES OF OPERATION
FIPS PUB 81 : 0	DES MODES OF OPERATION
FIPS PUB 197 : 2001	ADVANCED ENCRYPTION STANDARD (AES)
ISO/IEC 19501:2005	Information technology — Open Distributed Processing — Unified Modeling Language (UML) Version 1.4.2
FIPS PUB 46 : 0002	DATA ENCRYPTION STANDARD (DES)
IEEE 854-1987	IEEE Standard for Radix-Independent Floating-Point Arithmetic
IEEE 1076.1-2007	IEEE Standard VHDL Analog and Mixed-Signal Extensions
IEEE 754-1985	IEEE Standard for Binary Floating-Point Arithmetic
ISO/IEC 9899:2011	Information technology Programming languages C
ISO/IEC 10118-3:2004	Information technology Security techniques Hash-functions Part 3: Dedicated hash-functions
IEEE 1076.4-2000	IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification
IEEE 1076.2-1996	IEEE Standard VHDL Mathematical Packages
IEEE 754-2008 REDLINE	IEEE Standard for Floating-Point Arithmetic
IEEE 1149.1-2013 REDLINE	IEEE Standard for Test Access Port and Boundary-Scan Architecture
FIPS PUB 180 : 2002	SECURE HASH STANDARD
IEEE/Open Group 1003.1, 2013 Edition	IEEE Standard for Information Technology—Portable Operating System Interface (POSIX(TM)) Base Specifications, Issue 7

Categories associated with this Standard - (Show below) - (Hide below)

Sub-Categories associated with this Standard - (Show below) - (Hide below)

Add To Cart

Product Format

Quantity

Buy now

Add to cart

Create account