BS EN 61691-3-3:2002
Current
The latest, up-to-date edition.
Design automation. Behavioural languages Synthesis in VHDL
Hardcopy
English
08-03-2002
Committee |
EPL/501
|
DocumentType |
Standard
|
Pages |
1
|
PublisherName |
British Standards Institution
|
Status |
Current
|
This standard supports the synthesis and verification of hardware designs, by defining vector types for representing signed or unsigned integer values and providing standard interpretations of widely used scalar VHDL values. Includes package bodies, as described in annex A, which are available in electronic format either on a diskette affixed to the back cover, or as a downloadable file from the IEC Web Store.
Standards | Relationship |
IEC 61691-3-3:2001 | Identical |
EN 61691-3-3:2001 | Identical |
Access your standards online with a subscription
Features
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.