DSCC 04220G:2025
Current
Current
The latest, up-to-date edition.
MICROCIRCUIT, MEMORY, DIGITAL, CMOS, FIELD PROGRAMMABLE GATE ARRAY, 1,000,000 GATES, MONOLITHIC SILICON
Published date
01-12-2025
Publisher
Sorry this product is not available in your region.
This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V).
| DocumentType |
Revision
|
| PublisherName |
Defense Supply Centre Columbus
|
| Status |
Current
|
| Supersedes |
| JEDEC JESD 78:1997 | IC LATCH-UP TEST |
| MIL-STD-883 Revision F:2004 | Microcircuits |
| JEDEC JESD51-7:1999 | High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages |
Summarise
Access your standards online with a subscription
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.
Sorry this product is not available in your region.