MICROCIRCUIT, DIGITAL, 2 V to 5.5 V, LOW NOISE, 8 BIT SHIFT REGISTER WITH THREE STATE OUTPUTS, MONOLITHIC SILICO

Published date

13-12-2023

Publisher

This drawing documents the general requirements of a high performance 2 V to 5.5 V, low noise, 8 bit shift register with three state outputs microcircuit, with an operating temperature range of -55°C to +125°C.

DocumentType	Standard
ProductNote	This standard is also refers to JEDEC JS-001, JEDEC JS-002, JEDEC PUB 95
PublisherName	Defense Supply Centre Columbus
Status	Current

JEDEC JEP 155B:2018

RECOMMENDED ESD TARGET LEVELS FOR HBM/MM QUALIFICATION

View more information

Sorry this product is not available in your region.

Access your standards online with a subscription

Features

Simple online access to standards, technical information and regulations.
Critical updates of standards and customisable alerts and notifications.
Multi-user online standards collection: secure, flexible and cost effective.

Get in touch with us

DSCC V62/23622:2023

MICROCIRCUIT, DIGITAL, 2 V to 5.5 V, LOW NOISE, 8 BIT SHIFT REGISTER WITH THREE STATE OUTPUTS, MONOLITHIC SILICO

Abstract

General Product Information

Standards Referencing This Book

Category

Subcategory