Skip to content
Please enter a keyword to search

  • IEC 60191-2N:1987

    View superseded by
    Superseded A superseded Standard is one, which is fully replaced by another Standard, which is a new edition of the same Standard.
    View superseded by

    Thirteenth supplement - Mechanical standardization of semiconductor devices - Part 2: Dimensions

    Available format(s):  Hardcopy, PDF, PDF 3 Users, PDF 5 Users, PDF 9 Users

    Superseded date:  23-07-2013

    Language(s):  English - French, Russian

    Published date:  01-01-1987

    Publisher:  International Electrotechnical Committee

    Add To Cart

    Table of Contents - (Show below) - (Hide below)

    Foreword
    Preface
    Chapter 00
    Philosophy of Mechanical Standardization
    Chapter 0
    Recommdended Values for Certain Dimensions of Drawings of
    Semiconductor Devices
    Chapter I
    Device Outline Drawings
    Types of Semiconductor Devices Generally Mounted in the
    Packages of Chapter I
    Chapter II
    Base Drawings
    Chapter III
    Case Outline Drawings
    Chapter IV
    Gauge Drawings
    Chapter V
    Tables Showing Associations Between Case Outlines and Bases
    Obsolete Drawings
    Additions to the Lists of National Codes Appearing on the Standard
    Sheets of IEC Publication 60191-2
    Deletions to the Lists of National Sheets of IEC Publication 60191-2

    Abstract - (Show below) - (Hide below)

    Incorporated into main document IEC 60191 PT2.

    General Product Information - (Show below) - (Hide below)

    Development Note This standard is part of the Consolidated edition of IEC 60191 PT2 1966 but can be purchased separately.
    Document Type Standard
    Publisher International Electrotechnical Committee
    Status Superseded
    Superseded By

    Standards Referenced By This Book - (Show below) - (Hide below)

    IEC 61747-1:1998+AMD1:2003 CSV Liquid crystal and solid-state display devices - Part 1: Generic specification
    IEC 60191-6-6:2001 Mechanical standardization of semiconductor devices - Part 6-6: General rules for the preparation of outline drawings of surface mounted semiconductor device packages - Design guide for fine pitch land grid array (FLGA)
    View more information

    • Access your standards online with a subscription

      Features

      • Simple online access to standards, technical information and regulations
      • Critical updates of standards and customisable alerts and notifications
      • Multi - user online standards collection: secure, flexibile and cost effective