• Shopping Cart
    There are no items in your cart

IEEE 1596 : 1992

Current

Current

The latest, up-to-date edition.

SCALABLE COHERENT INTERFACE (SCI)

Available format(s)

Hardcopy , PDF

Published date

01-01-1993

€261.66
Excluding VAT

1. Introduction
1.1 Document structure
1.2 SCI overview
1.3 Interconnect topologies
1.4 Transactions
1.5 Cache coherence
1.6 Reliability, availability, and support (RAS)
2. References, glossary, and notation
2.1 References
2.2 Conformance levels
2.3 Glossary
2.4 Bit and byte ordering
2.5 Numerical values
2.6 C code
3. Logical protocols and formats
3.1 Packet formats
3.2 Send and echo packet formats
3.3 Logical packet encodings
3.4 Transaction types
3.5 Elastic buffers
3.6 Bandwidth allocation
3.7 Queue allocation
3.8 Transaction errors
3.9 Transmission errors
3.10 Address initialization
3.11 Packet encoding
3.12 SCI-specific control and status registers
4. Cache-coherence protocols
4.1 Introduction
4.2 Coherence
4.3 Minimal-set coherence protocols
4.4 Typical-set coherence protocols
4.5 Full-set coherence protocols
4.6 C-code naming conventions
4.7 Coherent read and write transactions
5. C-code structure
5.1 Node structure
5.2 A node's linc component
5.3 Other node components
6. Physical layers
6.1 Type 1 module
6.2 Type 18-DE-500 signals and power control
6.3 Type 18-DE-500 module extender cable
6.4 Type 18-DE-500 cable-link
6.5 Serial interconnection
7. Bibliography
Annex A. Ringlet initialization
Annex B. SCI design models
B.1 Fast counters
B.2 Translation-lookaside-buffer coherence
B.2.1 Virtual addressing
B.2.2 TLB-purge options
B.2.3 Interrupt-driven purges
B.2.4 Direct-register purges
B.2.5 Coherently purged TLBs
B.3 Coherent lock models
B.4 Coherence-performance models
B.4.1 Nonblocking message queues
Numerous figures
Numerous tables

Defines an interface standard for vey high performance multiprocessor systems that supports a coherent shared-memory model scalable to systems with up to 64K nodes.

DevelopmentNote
Also numbered as ISO/IEC 13961. (01/2011)
DocumentType
Standard
ISBN
0-7381-1204-6
Pages
255
PublisherName
Institute of Electrical & Electronics Engineers
Status
Current

BS ISO/IEC 10857:1994 Information technology. Microprocessor systems. Futurebus+. Logical protocol specification
BS ISO/IEC 13213:1994 Information technology. Microprocessor systems. Control and Status Registers (CSR) Architecture for microcomputer buses

IEEE DRAFT 1394 : D8.0V2 JUL 95 HIGH PERFORMANCE SERIAL BUS
IEEE 1301-1991 IEEE Standard for a Metric Equipment Practice for Microcomputers - Coordination Document
ANSI INCITS 159 : 1989 "C" PROGRAMMING LANGUAGE
MIL-STD-461 Revision G:2015 REQUIREMENTS FOR THE CONTROL OF ELECTROMAGNETIC INTERFERENCE CHARACTERISTICS OF SUBSYSTEMS AND EQUIPMENT
TIA 492BA00 : 1988 BLANK DETAIL SPECIFICATION FOR CLASS IVA DISPERSION UNSHIFTED SINGLE-MODE OPTICAL WAVEGUIDE FIBERS

Access your standards online with a subscription

Features

  • Simple online access to standards, technical information and regulations.

  • Critical updates of standards and customisable alerts and notifications.

  • Multi-user online standards collection: secure, flexible and cost effective.