![header thumbnail](/images/publishers\iso_cover.gif)
ISO/IEC 18372:2004
Current
The latest, up-to-date edition.
![header thumbnail](/images/publishers\iso_cover.gif)
Information technology RapidIO(TM) interconnect specification
Hardcopy , PDF , PDF 3 Users , PDF 5 Users , PDF 9 Users
English
15-12-2004
The RapidIO architecture was developed to address the need for a high-performance low pin count packet-switched system level interconnect to be used in a variety of applications as an open standard. The architecture is targeted toward networking, telecom, and high performance embedded applications. It is intended primarily as an intra-system interface, allowing chip-to-chip and board-toboard communications at Gigabyte per second performance levels. It provides a rich variety of features including high data bandwidth, low-latency capability and support for high-performance I/O devices, as well as providing globally shared memory, message passing, and software managed programming models.
Access your standards online with a subscription
Features
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.