JEDEC JESD 79-2F:2009
Current
Current
The latest, up-to-date edition.
DDR2 SDRAM STANDARD
Available format(s)
Hardcopy , PDF
Language(s)
English
Published date
01-11-2009
Publisher
Free
Excluding VAT
This document defines the DDR2 SDRAM specification, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments.
| DocumentType |
Revision
|
| Pages |
128
|
| PublisherName |
JEDEC Solid State Technology Association
|
| Status |
Current
|
| Supersedes |
| DSCC 16208H:2024 | MICROCIRCUIT, MEMORY, DIGITAL, CMOS, LOW POWER REPROGRAMMABLE 151,824 LOGIC ELEMENT FLASH FIELD PROGRAMMABLE GATE ARRAY WITH DECOUPLING CAPACITORS,MONOLITHIC SILICON |
Summarise
Access your standards online with a subscription
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.
Important note : Users cannot be edited or removed once added to your Multi user PDF.