MIL-PRF-19500-759 Revision A:2012
Current
The latest, up-to-date edition.
Semiconductor Device, Field Effect Radiation Hardened (Total Dose and Single Event Effects) Dual Transistor, N-Channel and P-Channel, Logic-Level Silicon Types 2N7632UD, JANTXVR, F, and JANSR, F
20-01-2012
1. SCOPE
2. APPLICABLE DOCUMENTS
3. REQUIREMENTS
4. VERIFICATION
5. PACKAGING
6. NOTES
Describes the performance requirements for dual N-channel and P-channel, enhancement-mode, low-threshold logic level, MOSFET, radiation hardened (total dose and single event effects (SEE)), power transistor.
| DevelopmentNote |
A NOTICE 1 - Notice of Validation. (11/2016) NEW CHILD NOT 2 2021 IS NOW ADDED.
|
| DocumentType |
Standard
|
| Pages |
23
|
| ProductNote |
NEW CHILD NOT 2 2021 IS NOW ADDED.
|
| PublisherName |
US Military Specs/Standards/Handbooks
|
| Status |
Current
|
This specification covers the performance requirements for dual N-channel and P-channel, enhancement-mode, low-threshold logic level, MOSFET, radiation hardened (total dose and single event effects(SEE)), power transistor. Two levels of product assurance are provided for each device type as specified in MIL-PRF-19500, with avalanche energy maximum rating (EAS) and maximum avalanche current (IAS). See 6.5 for JANHC and JANKC die versions.
| MIL-PRF-19500 Revision P:2010 | Semiconductor Devices, General Specification for |
| MIL-STD-750 Revision F:2011 | Test Methods for Semiconductor Devices |
Access your standards online with a subscription
-
Simple online access to standards, technical information and regulations.
-
Critical updates of standards and customisable alerts and notifications.
-
Multi-user online standards collection: secure, flexible and cost effective.