Provides a test procedure for determining the ability of semiconductor devices and components and/or board assemblies to withstand mechanical stresses induced by alternating high and low temperature extremes. Applies to single, dual and triple chamber temperature cycling and covers component and solder interconnection testing.