Specifies the integrity of materials and procedures used to attach semiconductor die to package headers or other substrates (for the purpose of this test method, the term "semiconductor die" should be taken to include passive elements). It also applicable to cavity packages or as a process monitor.